

1391547/5

01391547 \*\*Image available\*\*

**DATA PROCESSOR**

**Pub. No.:** 59-103147 [JP 59103147 A ]

**Published:** June 14, 1984 (19840614)

**Inventor:** NUMAHATA KUNIO

NAKAGAWA KEISAKU

**Applicant:** JEOL LTD [000427] (A Japanese Company or Corporation), JP (Japan)

**Application No.:** 57-214369 [JP 82214369]

**Filed:** December 06, 1982 (19821206)

**INTL CLASS:** International Class: 3 ] G06F-007/50

**JAPIO Class:** 45.1 (INFORMATION PROCESSING -- Arithmetic Sequence Units)

**Journal:** Section: P, Section No. 306, Vol. 08, No. 219, Pg. 140, October 05, 1984 (19841005)

**ABSTRACT**

**PURPOSE:** To perform the data integration processing at a high speed by carrying out the integration of the contents of a filled buffer of the other side and the data on a block of a memory before the buffer memory of one side overflows.

**CONSTITUTION:** The data given from an A/D converter 1 are consecutively stored in a buffer memory through a multiplexer 3. When the integration is started, the counted value of an accumulator counter 9 is increased via a control circuit 2 by an A/D conversion end pulse. When the data region of the memory 7 is filled, an accumulator control circuit 13 discriminates this from the count value of the counter 9. Knowing this fact, a processor energizes a multiplexer 4 to store the output of the converter 1 to a buffer memory 8. In such a way, the data are stored alternately in both memories 7 and 8 and at the same time the data processing is carried out. Thus, it is possible to integrate the data at a high speed without deteriorating the working speed of the converter 1.

JAPIO (Dialog® File 347): (c) 1999 JPO & JAPIO. All rights reserved.